Texas Instruments SN74ALS259N Bedienungsanleitung


Lesen Sie kostenlos die πŸ“– deutsche Bedienungsanleitung fΓΌr Texas Instruments SN74ALS259N (16 Seiten) in der Kategorie Nicht kategorisiert. Dieser Bedienungsanleitung war fΓΌr 13 Personen hilfreich und wurde von 2 Benutzern mit durchschnittlich 4.5 Sternen bewertet

Seite 1/16
ξ˜ξ˜‚ξ˜ƒξ˜„ξ˜…ξ˜†ξ˜ξ˜‡ξ˜ƒξ˜ˆξ˜‰ξ˜Šξ˜ξ˜‚ξ˜‹ξ˜„ξ˜…ξ˜†ξ˜ξ˜‡ξ˜ƒξ˜ˆ
ξ˜Œξ˜ξ˜Žξ˜ξ˜ξ˜Šξ˜…ξ˜‘ξ˜‘ξ˜’ξ˜“ξ˜ξ˜ξ˜…ξ˜Žξ˜†ξ˜“ξ˜Šξ˜†ξ˜…ξ˜ξ˜”ξ˜•ξ˜“ξ˜
ξ˜–
SDAS217A βˆ’ DECEMBER 1982 βˆ’ REVISED DECEMBER 1994
Copyright  1994, Texas Instruments Incorporated
1
POST OFFICE BOX 655303 β€’ DALLAS, TEXAS 75265
POST OFFICE BOX 1443 β€’ HOUSTON, TEXAS 77251βˆ’1443
β€’8-Bit Parallel-Out Storage Register
Performs Serial-to-Parallel Conversion With
Storage
β€’Asynchronous Parallel Clear
β€’Active-High Decoder
β€’Enable/Disable Input Simplifies Expansion
β€’Expandable for n-Bit Applications
β€’Four Distinct Functional Modes
β€’Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
description
These 8-bit addressable latches are designed for
general-purpose storage applications in digital
systems. Specific uses include working registers,
serial-holding registers, and active-high decoders
or demultiplexers. They are multifunctional
devices capable of storing single-line data in eight
addressable latches and being a 1-of-8 decoder or
demultiplexer with active-high outputs.
Four distinct modes of operation are selectable by
controlling the clear (CLR) and enable (G) inputs
as shown in the function table. In the
addressable-latch mode, data at the data-in
terminal is written into the addressed latch. The
addressed latch follows the data input with all unaddressed latches remaining in their previous states. In the
memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To
eliminate the possibility of entering erroneous data in the latches, G should be held high (inactive) while the
address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the
level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address
and data inputs.
The SN54ALS259 is characterized for operation over the full military temperature range of βˆ’55Β°C to 125Β°C. The
SN74ALS259 is characterized for operation from 0Β°C to 70Β°C.
Function Tables
FUNCTION
INPUTS OUTPUT OF
ADDRESSED
EACH
OTHER
FUNCTION
CLR G
ADDRESSED
LATCH
OTHER
OUTPUT
FUNCTION
H L D QiO Addressable latch
H H QiO QiO Memory
L LL D 8-line demultiplexer
L H L L Clear
D = the level at the data input.
QiO = the level of Q
i (i = Q, 1, . . . 7 as appropriate) before the indicated
steady-state input conditions were established.
SN54ALS259 . . . J PACKAGE
SN74ALS259 . . . D OR N PACKAGE
(TOP VIEW)
3 2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
G
D
NC
Q7
Q6
S2
Q0
NC
Q1
Q2
SN54ALS259 . . . FK PACKAGE
(TOP VIEW)
S1
S0
NC
Q4
Q5 CLR
Q3
GND
NC
NC βˆ’ No internal connection
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
S0
S1
S2
Q0
Q1
Q2
Q3
GND
VCC
CLR
G
D
Q7
Q6
Q5
Q4
ξ˜—ξ˜’ξ˜˜ξ˜‘ξ˜™ξ˜”ξ˜ξ˜ξ˜˜ξ˜‚ ξ˜‘ξ˜…ξ˜ξ˜… ξ˜šξ˜›ξ˜œξ˜ξ˜žξ˜Ÿ!"ξ˜šξ˜ξ˜› # $%&ξ˜›" !#  '%()$!"ξ˜šξ˜ξ˜› *!"&+
ξ˜—ξ˜žξ˜*%$"# $ξ˜ξ˜›ξ˜œξ˜ξ˜žξ˜Ÿ " #'&$$!"ξ˜šξ˜ξ˜›# '& ",& "&#  &-!# ξ˜ξ˜›#"%&ξ˜›"#
#"!ξ˜›*!* .!!ξ˜›"/+ ξ˜—ξ˜žξ˜*%$"ξ˜šξ˜ξ˜› '$&##ξ˜šξ˜›0 *&# ξ˜›ξ˜" ξ˜›&$&##!)/ ξ˜šξ˜›$)%*&
"&#"ξ˜šξ˜›0  !)) '!!&"&#+
ξ˜ξ˜‚ξ˜ƒξ˜„ξ˜…ξ˜†ξ˜ξ˜‡ξ˜ƒξ˜ˆξ˜‰ξ˜Šξ˜ξ˜‚ξ˜‹ξ˜„ξ˜…ξ˜†ξ˜ξ˜‡ξ˜ƒξ˜ˆ
ξ˜Œξ˜ξ˜Žξ˜ξ˜ξ˜Šξ˜…ξ˜‘ξ˜‘ξ˜’ξ˜“ξ˜ξ˜ξ˜…ξ˜Žξ˜†ξ˜“ξ˜Šξ˜†ξ˜…ξ˜ξ˜”ξ˜•ξ˜“ξ˜
ξ˜–
SDAS217A βˆ’ DECEMBER 1982 βˆ’ REVISED DECEMBER 1994
2POST OFFICE BOX 655303 β€’ DALLAS, TEXAS 75265
POST OFFICE BOX 1443
β€’ HOUSTON, TEXAS 77251βˆ’1443
Function Tables (Continued)
LATCH SELECTION
SELECT INPUTS
LATCH
S2 S1 S0
LATCH
ADDRESSED
L L L 0
L L H 1
L H L 2
L H H 3
H L L 4
H L H 5
H H L 6
H H H 7
logic symbol†
8M 0
7
0
1
S0
2
S1
2
3
S2
G8
14
Z10
15
Z9
13
D
9, 0D Q0
4
G
CLR
10, 0R
9, 1D Q1
5
10, 1R
9, 2D Q2
6
10, 2R
9, 3D Q3
7
10, 3R
9, 4D Q4
9
10, 4R
9, 5D Q5
10
10, 5R
9, 6D Q6
11
10, 6R
9, 7D Q7
12
10, 7R
†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.
ξ˜ξ˜‚ξ˜ƒξ˜„ξ˜…ξ˜†ξ˜ξ˜‡ξ˜ƒξ˜ˆξ˜‰ξ˜Šξ˜ξ˜‚ξ˜‹ξ˜„ξ˜…ξ˜†ξ˜ξ˜‡ξ˜ƒξ˜ˆ
ξ˜Œξ˜ξ˜Žξ˜ξ˜ξ˜Šξ˜…ξ˜‘ξ˜‘ξ˜’ξ˜“ξ˜ξ˜ξ˜…ξ˜Žξ˜†ξ˜“ξ˜Šξ˜†ξ˜…ξ˜ξ˜”ξ˜•ξ˜“ξ˜
ξ˜–
SDAS217A βˆ’ DECEMBER 1982 βˆ’ REVISED DECEMBER 1994
3
POST OFFICE BOX 655303 β€’ DALLAS, TEXAS 75265
POST OFFICE BOX 1443 β€’ HOUSTON, TEXAS 77251βˆ’1443
logic diagram (positive logic)
14
13
1
2
3
15
12
11
10
9
7
6
5
4
G
D
S0
S1
S2
CLR
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
Pin numbers shown are for the D, J, and N packages.


Produktspezifikationen

Marke: Texas Instruments
Kategorie: Nicht kategorisiert
Modell: SN74ALS259N

Brauchst du Hilfe?

Wenn Sie Hilfe mit Texas Instruments SN74ALS259N benΓΆtigen, stellen Sie unten eine Frage und andere Benutzer werden Ihnen antworten




Bedienungsanleitung Nicht kategorisiert Texas Instruments

Bedienungsanleitung Nicht kategorisiert

Neueste Bedienungsanleitung fΓΌr -Kategorien-